

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
24 June 2004 (24.06.2004)

PCT

(10) International Publication Number
WO 2004/053931 A3

(51) International Patent Classification⁷: **H01L 29/06**,
23/544, 23/495, 23/28, 21/44, 21/70, 21/46

(21) International Application Number:
PCT/US2003/038048

(22) International Filing Date: 2 December 2003 (02.12.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/431,833 9 December 2002 (09.12.2002) US

(71) Applicant (for all designated States except US): **ADVANCED INTERCONNECT TECHNOLOGIES LIMITED** [MU/MU]; c/o Valmet (Mauritius) Limited, 608 St. James Court, St. Denis Street, Port Louis (MU).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **MCKERREGHAN, Michael, H.** [US/US]; 3028 Randy Lane, Farmers Branch, TX 75234 (US). **ISLAM, Shafidul** [US/US]; 3829 Lakedale Drive, Plano, TX 75025 (US). **SAN ANTONIO,**

Rico [PH/ID]; Taman Duta Mas, Block A03-9, Batam Island 29433 (ID).

(74) Agent: **ROSENBLATT, Gregory, S.**; Wiggin & Dana LLP, One Century Tower, New Haven, CT 06508-1832 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

[Continued on next page]

(54) Title: PACKAGE HAVING EXPOSED INTEGRATED CIRCUIT DEVICE



(57) Abstract: A package (10) includes an integrated circuit device (12) having an electrically active surface (16) and an opposing backside surface (14). A dielectric molding resin (26) at least partially encapsulates the integrated circuit die and the plurality of electrically conductive leads (20) with the backside surface (14) and the plurality of electrical contacts (24) being exposed on opposing sides of the package (10). Features (30) are formed into electrically inactive portions of the integrated circuit die (12) to seal moisture paths and relieve packaging stress. The features (30) are formed by forming a trough (54) partially through the backside surface (56) of the wafer (40) in alignment with a saw street (48), the trough (54) having a first width; and forming a channel (62) extending from the trough (54) to the electrically active face (42) to thereby singulate the integrated circuit device member, the channel (62) having a second width that is less than the first width. (Drawing Figure 2)

WO 2004/053931 A3

WO 2004/053931 A3



— with amended claims and statement

(88) Date of publication of the international search report:
5 August 2004

Date of publication of the amended claims and statement:
3 March 2005

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

PACKAGE HAVING EXPOSED INTEGRATED CIRCUIT DEVICE**CROSS REFERENCE TO RELATED APPLICATION**

This application claims the benefit of U.S. Provisional Patent Application Number
5 60/431,833 filed on 9 December 2002, which is incorporated by reference herein in its
entirety.

BACKGROUND OF THE INVENTION**1. Field of the Invention:**

10 This invention relates to a package to encapsulate an integrated circuit device (die).
More particularly, this invention relates to a package having an exposed integrated circuit
device and a method for the manufacture of such a package.

2. Description of the Related Art:

15 Molded plastic electronic packages provide environmental protection to integrated
circuit devices. Packages such as the PQFP (plastic quad flat pack) and the PLCC (plastic
leaded chip carrier) protect an encapsulated device from contaminants such as moisture
and from mechanical shock.

One disadvantage with molded plastic packages is poor thermal dissipation.
20 During operation, the integrated circuit device generates heat that must be removed to
maintain the operating integrity of the device. Some heat is dissipated through the
bonding wires and the lead frame, the remainder is absorbed into the molding resin. The
molding resin is a poor thermal conductor so the device temperature increases. To prevent
the device from overheating, the power provided to the device must be limited.

25 One way to increase thermal dissipation is to mount the backside of the integrated
circuit device on to a metallic heat spreader. As disclosed in US patent number 5,608,267,
this heat spreader may be only partially encapsulated into the molding resin to provide
enhanced thermal dissipation. However, having a heat spreader to molding resin interface
provides a source of ingress for moisture. Moisture migrates along the interface and
30 causes internal metallic components to corrode. Also, when heated, the moisture may
expand destroying the integrity of the molded plastic package. One solution, as disclosed
in US patent number 6,188,130, is to incorporate features into the heat spreader to increase

the distance moisture must travel to reach encapsulated components. Both the 5,608,267 patent and the 6,188,130 patent are incorporated by reference in their entireties herein.

While an exposed backside heat spreader enhances thermal dissipation, the thickness of the molded plastic package must be sufficient to partially encapsulate the heat spreader. In addition, there is a move towards packages with enhanced sensing capabilities, such as optical, thermal or mechanical sensing. The presence of a large metallic heat spreader interferes with the sensing capabilities.

There remains a need for a molded plastic package having the combination of effective thermal dissipation and good sensing capabilities that is further thinner than the present electronic packages. There further remains a need for a method to easily assemble such molded plastic packages.

BRIEF SUMMARY OF THE INVENTION

In accordance with a first embodiment of the invention there is provided a package encapsulating an integrated circuit device. The integrated circuit device has an electrically active surface and an opposing backside surface. The electrically active surface has a plurality of electrically active circuit traces that terminate at metallized bumps. The package further includes a plurality of electrically conductive leads each having respective first surfaces and opposing second surfaces with a plurality of electrical contacts extending outward from the first surfaces. A solder electrically and mechanically bonds the metallized bumps to the second surfaces. A dielectric molding resin is formed into a package and at least partially encapsulates the integrated circuit die and the plurality of electrically conductive leads with the backside surface and the plurality of electrical contacts is exposed on opposing sides of said package.

In accordance with a second embodiment of the invention, there is provided a method to singulate an integrated circuit die member. This method includes the steps of:

- (a). providing a wafer containing a matrix of integrated circuit device members, each one of the integrated circuit device members having a respective electrically active face and an opposing backside, and a saw street circumscribing each one of the integrated circuit members;
- (b). forming a trough partially through the backside of the wafer in alignment with the saw street, the trough having a first width; and
- (c). forming a channel extending from the trough to the electrically active face to thereby singulate the integrated circuit device member, the channel having a second width that is less than the first width.

The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects and advantages of the invention will be apparent from the description and drawings, and from the claims.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates in cross-sectional representation a molded plastic package with exposed heat spreader as known from the prior art.

5 FIG. 2 illustrates in cross sectional representation a molded plastic package with exposed integrated circuit die backside in accordance with an embodiment of the invention.

FIG. 3 illustrates in top planar view a wafer containing a plurality of integrated circuit devices prior to singulation.

10 FIG. 4 is a magnified portion of a portion of the wafer of FIG. 3 illustrating saw streets.

FIGS. 5A-5C illustrate a sequence of process steps to manufacture the molded plastic package of FIG. 2 in accordance with an embodiment of the invention.

15 FIGS. 6A-6C illustrate a sequence of process steps to manufacture the molded plastic package of FIG. 2 in accordance with another embodiment of the invention.

Like reference numbers and designations in the various drawings indicated like elements.

DETAILED DESCRIPTION

20 FIG. 1 shows in cross-sectional representation a molded plastic package 100 with exposed heat spreader that is known generally from the prior art and more particularly from US Patent No. 6,188,130. The package 100 includes a semiconductor device 102, such as a silicon-based integrated circuit with a backside bonded 104 to a die paddle 106. To enhance thermal dissipation, the die paddle 106 is bonded, or in thermal contact, with a
25 heat spreader 200. An electrically active face of the semiconductor device 102 is electrically interconnected by wire bonds 103 to external leads 105. When electrical signals pass through circuitry formed on the electrically active face of the semiconductor device, internal resistance is manifest as heat. Failure to remove this heat reduces the operating lifetime of the semiconductor device.

30 A polymeric molding resin 101, such as an epoxy, encapsulates the semiconductor device 102, die paddle 106, inner leads of lead frame 105 and a portion of the heat spreader 200. A surface 201 of the heat spreader is exposed to the external environment and intended to be bonded to an external heat sink or to a printed circuit board. The

polymeric molding resin 101 is a generally poor thermal dissipater, so exposing a surface 201 of heat spreader 200 enhances the removal of heat from the integrated circuit device 102.

Figure 2 illustrates in cross-sectional representation, a molded plastic package 10 having an integrated circuit device 12 with exposed backside 14 in accordance with the present invention. By "backside" it is meant the major planar surface of the integrated circuit device 12 that does not contain electrically conductive circuit traces and is distinguished from the electrically active face 16 that does contain such circuit traces. Extending between these two major surfaces are sides 17. The circuit traces typically terminate at metallized bumps 18. Typically, the metallized bumps are solder coated (such as with an alloy of lead and tin), but may also be coated with a single metal, such as tin. In addition, rather than a coating, the metallized bump may terminate at a metal cap, such as formed from copper or a copper alloy. The metallized bumps are bonded and electrically interconnected to circuitry 20 by solder 22. Circuitry 20 is any form of electrically conductive circuit traces known in the art such as tape automated bonding (TAB) tape or a lead frame. Bonding between the metallized bumps 18 and circuitry 20 is by flip-chip bonding or other method. Electrical contacts, such as conductive pillars 24, extend from the circuitry 20 to provide electrical interconnection to external circuitry, such as a printed circuit board.

A dielectric molding resin 26, preferably a polymer such as epoxy, then encapsulates the assembly with the exception of the backside 14 and the conductive pillars 24. Optionally, as shown in Figure 2, a portion of the circuitry 20 may also be exposed. The interface 28 between the backside 14 and molding resin 26 is a site of possible moisture ingress into the package 10. Step-feature 30 seals the moisture path along interface 28 enhancing package reliability. The step-feature includes at least two non-parallel elements such as sidewall 58 and base 60. Preferably, the two elements intersect at an angle of approximately 90°.

The package 10 has a number of other advantages over prior art packages as well. There is typically a coefficient of thermal expansion mis-match between the polymer molding resin 26 and the integrated circuit device 12. During operation, the package 10 may be exposed to temperature fluctuations, either externally induced, such as when the package is exposed to different temperatures or internally induced, due to resistance

heating of the integrated circuit device during service. The step-feature 30 mechanically locks the integrated circuit device to the molding resin preventing slippage.

Further, unbalanced stressing is reduced to minimize flexing along the die-molding resin interface. The exposed backside is particularly suited for the sensing market where the integrated circuit device reacts to environmental changes, such as pressure or temperature differences.

In addition, by eliminating the need for a heat spreader, the thickness of the package is reduced. A package thickness less than three times the thickness of the integrated circuit device may be manufactured. This supports the industry move towards razor or paper-thin packages with a total package thickness, "t", on the order of 0.25 millimeter (0.01 inch). The package is particularly suited as a sensor to detect optical, thermal or mechanical external stimuli. Exemplary mechanical stimulus is touch.

Manufacture of package 10 is best understood with reference to Figures 3 through 6. Referring first to Figure 3, a wafer 40 formed from silicon, or other semiconductor material such as gallium arsenide, has an initial thickness on the order of 26-30 mils (0.026 – 0.030 inch) and typically undergoes back grinding to reduce the thickness for better thermal characteristics. A front side 42 of the wafer 40 is formed into a plurality of semiconductor die 44 each having a pattern of electrically conductive circuit traces (not shown) terminating at solder coated bumps 46. As best illustrated in Figure 4, the semiconductor die 44 are separated by electrically inactive portions 48, referred to as "saw streets" or "cutting streets." Typically, the electrically inactive portions have a width, "w", of about 4 mils (0.004 inch).

Figure 5A through Figure 5C illustrate a first method to manufacture an integrated circuit device useful for the semiconductor package of the invention. As shown in Figure 5A, the wafer 40 is mounted with electrically active face 42 contacting an electrically nonconductive substrate 50. Preferably, the electrically active face is non-permanently bonded to the electrically non-conductive substrate, such as by a polymer adhesive. Most preferably, the nonconductive substrate 50 is an adhesive tape, such as blue tape (known as BlueTape SPV 224 and manufactured by Nitto Denko of Osaka, Japan). The electrically nonconductive substrate 50 is supported and aligned by an external frame 52.

With reference to Figure 5B, a flat tipped saw or other cutting device capable of forming a "U-shaped" trough 54 cuts a portion, from 30% to 70% in depth, through the wafer from the backside 56. More preferably, the depth of trough 54 is from 40% to 60%

of the wafer thickness, and most preferably, about 50% of the wafer thickness. The width of the trough is on the order of 3 mils to 6 mils (0.003 inch – 0.006 inch) and is preferably about equal to the width of the saw street on the opposed electrically active face 42. The width of the saw blade may be less than the desired width of the trough, in which instance, several parallel passes with the saw blade may be utilized. The trough 54 is in alignment with and substantially underlies the saw street. Preferably, the base 58 and sidewalls 60 of the trough intersect at an angle of approximately 90°.

Following forming of U-shaped troughs 54, wafer 40 is removed from the electrically non-conductive substrates 50, flipped over and then remounted with the backside 56 bonded to electrically non-conductive substrate 50 as shown in Figure 5C. Channels 62 are then formed along the saw streets to a depth effective to pierce the base 58 of U-shaped trough 54 singulating wafer 40 into individual integrated circuit devices 12. The channels 54 have a width less than the width of the U-shaped trough, such that step-feature 30 is formed in each integrated circuit device 12. The singulated integrated circuit devices are then removed from electrically non-conductive substrate 50 and processed for assembly into a package of the type illustrated in Figure 2.

While the trough 54 is preferably U-shaped, the shape of the trough and the channel may be varied to achieve a range of features, such as cuts, pockets, grids, ribs and diagonal channels. The feature design is selected to introduce or retain structural strength of the wafer while relieving stress and improving the locking of the encapsulated semiconductor device. The end result is a semiconductor package with improved thermal performance and better sensing capability.

An alternative process, illustrated in Figures 6A through 6C eliminates the need to remove the wafer from the electrically non-conductive substrate and turn it over following formation of the U-shaped troughs. With reference to Figure 6A, the wafer 40 is mounted to electrically non-conductive substrate 50 with electrically active face 42 contacting the electrically non-conductive substrates. As in the preceding embodiment, troughs 54 are cut part-way through the wafer 40 from the backside 56 as shown in Figure 6B. As with the preceding embodiment, the troughs 54 substantially underlie the saw streets 48.

With reference to Figure 6C, channels 62 are next formed extending from the base 60 of trough to pierce the electrically active face 42 at saw streets 48. To insure alignment between the channels 62 and saw streets 48, since the saw streets are not visible in this process embodiment, the wafer mounting process of Figure 6A may incorporate a vision

camera that would take several snapshots "on the fly," of the saw streets and wafer identification characters and pass these snapshots to an equipment alignment algorithm prior to forming the trough and step feature. This eliminates the need to remove the thin wafer after back-grind, remounting with electrically active surface facing up and the additional loading and handling associated with turning over the wafer prior to forming the channels. As a result, the wafer may be back-ground to a thickness of 25 microns or less.

Singulating the die in the format illustrated in Figure 6C, with the solder coated bumps 18 contacting the non-conductive substrate 50 and backside 56 exposed eliminates the need to flip the semiconductor devices prior to flip chip bonding between circuitry and the solder coated bumps. The result is that conventional die attach "pick and place" devices can be used for flip-chip bonding. This eliminates the need for next generation flip-chip equipment technologies and capital outlay.

One or more embodiments of the present invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. Accordingly, other embodiments are within the scope of the following claims.

WHAT IS CLAIMED IS:

2. An integrated circuit device package (10), comprising:

an integrated circuit device (12) having an electrically active surface (16) and an
5 opposing backside surface (14) and sides (17) extending therebetween, said electrically active
surface (16) having a plurality of electrically active circuit traces formed thereon and
metallized bumps (18) extending from selected sites on said circuit traces;

a plurality of electrically conductive leads (20) each having respective first surfaces and
opposing second surfaces;

10 a plurality of electrical contacts (24) extending outward from said respective first
surfaces;

a solder (22) electrically and mechanically bonding said metallized bumps (18) to said
second surfaces; and

a dielectric molding resin (26) formed into a package at least partially encapsulating
15 said integrated circuit device (12) and said plurality of electrically conductive leads (20), said
sides (17) are covered by said dielectric molding resin (26), and said backside surface (14) and
said plurality of electrical contacts (24) are exposed on opposing sides of said package,
wherein said sides (17) include at least one feature that is effective to limit the ingress of
20 moisture along an interface between said integrated circuit device (12) and said dielectric
molding resin (26).

3. The package (10) of claim 2 wherein said at least one feature includes two elements
(58, 60) that intersect at an angle of approximately 90°.

25 4. The package (10) of claim 2 wherein a thickness of said package (10) is less than three
times a thickness of said integrated circuit device (12).

5. The package (10) of claim 4 wherein said thickness of said package (10) is
approximately 0.01 inch.

30 6. The package (10) of claim 2 wherein said integrated circuit device (12) is a sensor
responsive to external stimulus.

7. The package (10) of claim 6 wherein said external stimulus is a touch.

8. A method for packaging an integrated circuit device member, the method comprising:

a) providing a wafer (40) containing a matrix of integrated circuit device members (44), each one of said integrated circuit device members (44) having a respective electrically active face (42) and an opposing backside (56), and a saw street (48) circumscribing each one of said integrated circuit members (44);

b) forming a trough (54) partially through said backside (56) of said wafer (40) in alignment with said saw street (48), said trough (54) having a first width;

c) forming a channel (62) extending from said trough (54) to said electrically active face (54) to thereby singulate said integrated circuit device member (44), said channel (62) having a second width that is less than said first width such that a portion of said trough (54) forms a step feature (30) circumscribing said integrated circuit device member (44) after singulation; and

d) encapsulating at least a portion of said integrated circuit device member (44) in a dielectric molding resin (26) to form a package (10) wherein at least a portion of said backside (56) is exposed from said package (10) and said dielectric molding resin (26) covers said step feature (30).

9. The method of claim 8 wherein prior to step (b), said electrically active face (54) is non-permanently bonded to a first electrically non-conductive substrate (50).

10. The method of claim 9 wherein said non-permanent bonding is by an adhesive.

11. The method of claim 10 wherein said first non-conductive substrate (50) is selected to be a polymer-backed tape.

12. The method of claim 9 wherein said troughs (54) are formed to have sidewalls (58) and a base (60) with a depth of from 30% to 70% of the thickness of said integrated circuit device member (44).

13. The method of claim 12 wherein said sidewalls (58) and said base (60) are formed to intersect at an angle of approximately 90°.

14. The method of claim 13 wherein said channel (62) is formed beginning at said base (60).

15. The method of claim 12 wherein prior to step (c), said wafer (40) is removed from said first non-conductive substrate (50), flipped and attached to a second non-conductive substrate with said backside (56) contacting said non-conductive substrate (50).

16. The method of claim 15 wherein said channel (62) is formed beginning at said saw street (48).

17. The method of claim 14 wherein following singulation said integrated circuit device (44) is removed from said non-conductive substrate (50) by a die/chip bonding pick and place machine.

18. The method of claim 17 wherein said thin wafer (40) has been back-ground to a thickness of 25 microns or less.

19. The method of claim 8, further comprising:

providing a plurality of electrically conductive leads (20) each having respective first surfaces and opposing second surfaces;

providing a plurality of electrical contacts (24) extending outward from said respective first surfaces;

before step (d), electrically bonding portions of said electrically active face (42) of said integrated circuit device member (44) with said second surfaces of said electrically conductive leads (20); and

wherein step (d) further includes encapsulating at least a portion of said electrically conductive leads (20) and said electrical contacts (24) in said dielectric molding resin (26) such that a portion of each electrical contact in said plurality of electrical contacts (24) is exposed from said dielectric molding resin (26).

1/4




FIG. 1
(PRIOR ART)




FIG. 2

2/4




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 6A




FIG. 6B




FIG. 6C